We compute the contact resistances R c in trigate and FinFET devices with widths and heights in the 4 to 24 nm range using a Non-Equilibrium Green's Functions approach. Electron-phonon, surface roughness and Coulomb scattering are taken into account. We show that R c represents a significant part of the total resistance of devices with sub-30 nm gate lengths. The analysis of the quasi-Fermi level profile reveals that the spacers between the heavily doped source/drain and the gate are major contributors to the contact resistance. The conductance is indeed limited by the poor electrostatic control over the carrier density under the spacers. We then disentangle the ballistic and diffusive components of R c , and analyze the impact of different design parameters (cross section and doping profile in the contacts) on the electrical performances of the devices. The contact resistance and variability rapidly increase when the cross sectional area of the channel goes below 50 nm 2 . We also highlight the role of the charges trapped at the interface between silicon and the spacer material.
I. INTRODUCTION
The electrical performances of field-effect transistors are increasingly limited by the contact resistances R c as the gate length L decreases.
1,2 At low drain bias V ds , the "apparent" contact resistance can be defined as the linear extrapolation to zero gate length of the total resistance R(L) of the device. It embeds, therefore, all contributions that are independent of L, namely: i) the resistance of the metal-semiconductor contact, ii) the resistance of the highly doped source/drain and of the lowly doped spacers between the contacts and the gate, and iii) the so-called "ballistic" resistance of the device (residual resistance in the absence of scattering mechanisms). Although the latter can be intrinsic to the channel, it is usually considered part of the contact resistance as it is independent on the gate length.
There has been a lot of theoretical and experimental works aimed at understanding and improving the transport through the channel of the transistor. At low field, the resistance of the channel can be characterized by the carrier mobility µ, which has been extensively measured and calculated in a variety of silicon structures (bulk, 3 films 4-12 and wires [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] ). There is much less literature on the contact resistances, [28] [29] [30] [31] [32] [33] [34] [35] [36] [37] [38] [39] even though they have become a major bottleneck for device performances. Most models for the contact resistances are based on driftdiffusion equations needing carrier mobilities as input, which might not be well characterized in the very inhomogeneous source/drain extensions.
In this work, we compute the contact resistances R c of n-type, [110] oriented nanowire transistors 40 with widths W and heights H in the 4 to 24 nm range. We use a a) Electronic mail: yniquet@cea.fr Non-Equilibrium Green's Functions (NEGF) approach, which explicitly accounts for confinement and scattering by phonons, surface roughness, and dopants in the inhomogeneous source and drain. 41 We consider square (W = H) and rectangular (W > H) trigate devices as well as FinFET (H > W ) devices with realistic, bulk-like source and drain contacts. We focus on components ii) and iii) of the contact resistance (source/drain extensions and ballistic resistances), and show that they indeed represent a significant fraction of the total resistance of these devices. The methodology, based on the R(L) data extrapolation, is a numerical implementation of the transmission line approach 10, 42 (section II). It can be supplemented with a quasi-Fermi level analysis (section III), which highlights where the potential drops are located in the device, and helps to bridge NEGF with Technology Computer Aided Design (TCAD) tools based on driftdiffusion models. The quasi-Fermi level profile shows, in particular, that the contact resistance is dominated by the lowly doped spacers between the source/drain and the channel. We then disentangle the ballistic contribution from the scattering by phonons, surface roughness and impurities (section IV). Simple models for the different terms confirm that the contact conductance is most often limited by the (poor) electrostatic control over the carrier density in the spacers. We next discuss the impact of some design parameters (channel cross section and doping profile) on the carrier mobility in the channel, contact resistance and device variability (section V). We also investigate the effect of charges trapped at the interface between the silicon wire and the spacer material (Si 3 N 4 ). We finally provide experimental support for the main conclusions of this work (section VI).
FIG. 1.
A typical n-type trigate device with width W = 10 nm, height H = 10 nm, and gate length L = 30 nm. Silicon is in red, SiO2 in green, HfO2 in blue, and the gate in gray (Si3N4 otherwise). The white dots in the source and drain contacts are donor impurities. The silicon substrate is not represented.
II. METHODOLOGY AND DEVICES
In this section, we discuss the devices, the NEGF approach, the numerical transmission line method for the contact resistance, and a specific example.
A. Devices
A typical device is represented in Fig. 1 . The channel is a z = [110] oriented rectangular nanowire with width W and height H, etched in a (001) Silicon-On-Insulator (SOI) layer. 26, 27 It is lying on a 25 nm thick buried oxide (BOX) and a n-doped Si substrate (donor concentration N d = 10 18 cm −3 ). The gate stack covers the top (001) and side (110) facets of the nanowire. It is made of a 0.8 nm thick layer of SiO 2 (dielectric constant ε = 3.9) and a 2.2 nm thick layer of HfO 2 (ε = 20). The source and drain are modeled as films with thickness t SD ≥ H + 7 nm. Periodic boundary conditions are, therefore, applied along y = [110], on both potential and wave functions. 43 The width of the unit cell is W SD ≥ W + 14 nm. The length of the source and drain films included in the simulation domain is L SD = 16 nm. The source and drain are separated from the gate by Si 3 N 4 spacers with length L sp = 6 nm (ε = 7.5).
Surface roughness (SR) and charge disorders are explicitly included in the geometries. For SR, we use a Gaussian auto-correlation function model 44 with different correlation lengths Λ and rms ∆ on different facets: Λ = 1.5 nm and ∆ = 0.25 nm on the bottom interface with the BOX, Λ = 1.5 nm and ∆ = 0.35 nm on the top (001) facet, and Λ = 2.0 nm, ∆ = 0.45 nm on the side (110) facets. We also include Remote Coulomb Scattering (RCS) in the gate stack as a distribution of positive charges at the SiO 2 /HfO 2 interface with density n RCS = 2 × 10 13 cm −2 . The SR parameters for the top and bottom interfaces are chosen to reproduce the experimental mobility in planar FDSOI devices (along the lines of Ref. 11). The SR parameters of the side facets as well as n RCS are chosen to reproduce the experimental mobility in W = 10 × H = 10 nm trigate devices (see section III). The sidewalls appear rougher than the top and bottom interfaces because they are etched in the SOI film.
The source, drain and spacers are n-doped with point charges as models for ionized donor impurities. These point charges are randomly scattered using the doping profiles shown in Fig. 2 as target distribution functions. The "Reference" profiles have
20 cm −3 in the contacts, and a single decay length λ 1 = 3 nm/decade under the spacers and channel. The other profiles will be discussed in detail in section V B. Near the edges of the simulation box the point charge distributions are mixed with the target continuous background charge distributions in order to smooth the variations of the potential at the boundaries where the contact self-energies 41 are plugged in.
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B. The NEGF approach
The current is computed in a self-consistent NEGF framework, 41, 46 within the effective mass approximation (EMA). 47 The NEGF equations are solved on a finite differences grid (with 2Å step), in a fully coupled mode space approach (160 to 352 modes depending on the cross section). Electron-phonon scattering is described by an acoustic deformation potential D ac = 14.6 eV, 5 and by the three f and three g inter-valley processes of Ref. 3 . Technical details about the electron-phonon self-energies and solution of the NEGF equations can be found in the Appendix of Ref. 10 . The n-doped substrate is biased at back-gate voltage V bg = 0 V and is treated semiclassically.
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Electron-electron interactions are treated in a selfconsistent "Schrödinger-Poisson" approximation, i.e. the carriers are moving in the potential created by the average density of conduction band electrons in silicon. The effects of valence band electrons in silicon and other materials are accounted for by the dielectric constants introduced in Poisson's equation. This approximation neglects Coulomb correlations that might, however, become important in nanoscale devices. 49 As a step further, we have introduced (in a few test cases) a GW -like selfenergy accounting for the long-range correlations brought by the dielectric mismatch between the different materials, supplemented with a local density approximation for the short-range exchange-correlation effects. 8, 12, 50, 51 This has a moderate impact on the contact resistances (5 − 10% increase). Since the calculation of this GWlike self-energy is very demanding, these corrections have been neglected in the following.
One of the main advantages of NEGF is that all structural scattering mechanisms (SR, impurity and RCS scattering) are treated explicitly. There is no need for models for the interactions with these disorders. As a matter of fact, such models are still missing under the spacers, which are very inhomogeneous but critical regions on the resistive path (see sections III and IV). Also, at variance with most previous NEGF calculations, 16, 17, 22, 23, 25, 39, 52, 53 the source and drain contacts are wide enough with respect to the channel to act as bulk reservoirs (with a 3D-like density of states). This is essential for a quantitative description of the contact resistances. The convergence with respect to t SD , W SD and L SD has, in particular, been carefully checked.
C. Methodology
At low drain bias V ds , the total resistance of the device is expected to increase linearly with gate length L:
where I ds is the drain current, R s is the diffusive resistance of the source, R d is the diffusive resistance of the drain, µ is the carrier mobility and n 1d the carrier density per unit length in the channel, and R 0 is the ballistic resistance of the device (residual resistance in the absence of scattering mechanisms). 54, 55 At zero temperature, the ballistic conductance of a homogeneous conductor, G 0 = R 
It is, therefore, proportional to the carrier density in the conductor -we will come back to that point in section IV. The "apparent" contact resistance R c = R 0 + R s + R d can hence be extracted from the linear extrapolation of R(L) down to L = 0 (an approach known as the transmission line method 42 ). For that purpose, we prepare a series of devices with lengths L = 30 nm and L = 60 nm (and up to L = 90 nm), sharing the same contacts (source/drain/spacers geometry and dopant distributions). In order to limit the noise on the R(L) data that might arise from different disorders at different L's, we repeat the 30 nm long sample of surface roughness and RCS charges along the 60 and 90 nm long channels. 10 We can extract that way the resistance of the chosen contact geometry and dopant distribution very accurately. We then average the contact resistance over 3 to 8 surface roughness profiles and dopant distributions in order to assess local variability.
In order to ease the comparison between devices with different cross sections, the carrier densities n 2d = n 1d /W eff and the resistancesR = RW eff are normalized to the total effective width of the channel W eff = W +2H. The drain bias is V ds = 10 mV, and the threshold voltage V t is extracted from the Y = I ds / √ g m function (where g m = dI ds /dV gs is the transconductance and V gs the gate bias). 56 There are no significant short-channel effects (in particular, no V t roll-off) in any of the investigated devices. In this paragraph, we illustrate the above methodology on a specific example: The W = 10 × H = 10 nm trigate device with the "Reference 1.5 × 10 20 cm −3 " doping profile of Fig. 2 .
The total resistance of a series of devices is plotted as a function of the channel length in Fig. 3 , at gate overdrive V gt = V gs − V t = 0.69 V. As expected, the resistance scales linearly with length in the inversion regime. The contact resistanceR c (red star on Fig. 3 ) and the channel mobility µ can therefore be extracted from these data. R c is plotted as a function of the gate overdrive V gt and carrier density n 2d ch in the channel in Fig. 4 . n 2d ch is defined as the average carrier density in the central, 30 nm long segment of the 60 nm long channel.R c follows an approximate n 2d −β ch (or V −β gt ) trend (with β close to 1). As the conductivity is proportional to the carrier density in the simplest Drude model, this trend suggests that the contact resistance is dominated by the near channel (spacers) region. 57 This will be confirmed by a quasiFermi level analysis in the next section.
Data for five devices with different disorders are represented in Fig. 4 . The local variability due to fluctuations in surface roughness and dopant distributions remains weak in 10 × 10 nm devices.R c is compared to the total resistanceR(L = 30 nm) of the 30 nm long devices, and to the the resistanceR 0 of the corresponding "ballistic" device (neither phonons, nor SR and RCS, with a continuous background dopant distribution in the contacts). The contact resistance is around half the total resistance in a 30 nm long device -it would hence be as large as two-thirds the total resistance in a ∼ 15 nm long channel. It is, moreover, much larger than the ballistic resistance (especially in the strong inversion regime), which is a component and lower bound ofR c . The optimization of the source/drain/spacers region is, therefore, at least as important as the design of the channel in these transistors.
III. A QUASI-FERMI LEVEL ANALYSIS OF THE RESISTIVE PATH
The above conclusions can be further supported by a quasi-Fermi level analysis, which highlights where the potential drops in the system. We first define the quasiFermi level in the NEGF framework, then discuss limiting cases (ballistic and diffusive conductors), and finally make a detailed analysis on the trigate device of paragraph II D.
A. Definition
Drift-diffusion models 48 assume that the carriers are in local equilibrium with a quasi-Fermi level ε f (r). The current density in the device is then proportional to the gradient of ε f (r):
In the NEGF framework, the carriers can be driven far out-of-equilibrium, so that the quasi-Fermi level is, in general, ill-defined. The distribution of electrons can instead be characterized by the local distribution function:
where D occ (r, E) = Im G < (r, r, E)/(2π) is the density of occupied states (with G < the lesser Green's function), and D(r, E) = −Im G r (r, r, E)/π is the total density of states (with G r the retarded Green's function). 41 Yet a detailed analysis shows that f (r, E) remains close to a Fermi function at low bias. In that limit, we can define the quasi-Fermi level ε f (r) as the chemical potential that reproduces the NEGF carrier density n(r) assuming local Fermi-Dirac statistics:
where
is the reduced Fermi function. The quasi-Fermi level analysis is an efficient way to bridge NEGF with the drift-diffusion models widely used in industrial TCAD tools. For practical purposes, we define a one-dimensional quasi-Fermi level ε f (z) in the device from the relation:
where n 1d (z) and D 1d (z, E) are the NEGF carrier density and density of states per unit length, which are the integrals of n(r) and D(r, E) in the cross section at z.
B. Limiting cases: Ballistic and diffusive conductors
In this paragraph, we address two limiting cases: the ballistic and diffusive conductors. We discuss how the quasi-Fermi level drops in these conductors, in order to provide guidelines for the analysis of trigate and FinFET devices.
Although the carrier distribution in a ballistic conductor is definitely not a Fermi-Dirac distribution, 58 the solution of Eq. (6) This argument shows that the quasi-Fermi level essentially drops at both ends of the channel in a ballistic device. 59, 60 Ballistic device simulations confirm that this is indeed the case. The width of the drop on each end of the channel depends, in particular, on the shape of the barrier and on the temperature. The drop is typically faster in the strong than in the weak inversion regime, where the quasi-Fermi level can show significant variations over the whole channel in short devices.
In a diffusive conductor on the other hand, the current must be sustained by a finite electric field. The quasi-Fermi level shall show the same variations as the potential if the density is approximately constant, i.e. it shall drop linearly in the channel at low bias.
As a concluding remark, we would like to emphasize that the above analysis only applies at low bias, and might break down at large V ds in both ballistic 58 and diffusive cases. overdrives (drain bias V ds = 10 mV).
As expected from the above discussion, the quasi-Fermi level tends to zero in the source (reference chemical potential µ s = 0), and to µ d = −eV ds in the drain. Moreover, the quasi-Fermi level is almost constant in the source and drain, and drops under the spacers and in the channel. These regions are, therefore, the most resistive parts of the device. The resistance of the heavily doped, bulk source and drain is negligible because the density of carriers and cross sectional area are much larger there than in the channel, even though the mobility is expected to be very low in the contacts (< 100 cm 2 /V/s).
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The quasi-Fermi level profile is, nonetheless, strongly dependent on the gate bias. Near or under the threshold, the transport is strongly limited by the bell-shaped barrier under the gate. The density is, moreover, very inhomogeneous in the channel (see Fig. 6 ). The quasiFermi level drops unevenly in the channel, and no clear distinction can be made between a ballistic and a diffusive (scattering-limited) component.
The picture is clearer at moderate to strong inversion. The carrier density is much more homogeneous under the gate. The quasi-Fermi level drops quasi-linearly in the channel, and exhibits two steps under the spacers. We can conjecture from paragraph III B that i) the transport in the channel is diffusive (the carrier mobility µ shall hence be proportional to slope of the quasi-Fermi level under the gate) ; ii) the drop of the quasi-Fermi level under the spacers is proportional to the contact resistancē R c (including the ballistic componentR 0 ).
To support these conclusions, we have recomputed the channel mobility µ and contact resistanceR c from the relations:
where dε f /dz ch is the slope of the quasi-Fermi level extracted from a linear regression in the inner z ∈ [−10, 10] nm range of the 30 nm long channel. The mobility and contact resistance obtained that way are plotted in Fig. 7 . They are in very good agreement with those extracted with the transmission line methodology of paragraph II C in the strong inversion regime, where the quasi-Fermi level drops quasi-linearly under the gate. The contact resistance is, therefore, indeed dominated by the spacers. 57 The mobility also compares well with that extracted from the R(L) data on "homogeneous" nanowire channels without spacers and bulk source/drain contacts (the gate then runs across the whole simulation box -see Ref. 10) . The differences at low n 2d ch are due to the source/channel and channel/drain junctions, whose finite depletion widths result in significant variations of the carrier density near both ends of the channel (see Fig. 6 ). As a matter of fact, homogeneous nanowire channels without such junctions are better suited to the calculation of the long-channel mobility at low carrier density. 10 The calculated mobilities are close to the experimental data of Ref. 27 whatever the methodology.
The analysis of the quasi-Fermi level provides an alternative to the R(L) methodology of paragraph II C (faster but often less accurate at low densities). Although Fig.  5 is consistent with a drift-diffusion model using different mobilities in the channel, spacers and bulk source/drain, we point out that Eq. (3) is not able to capture the ballistic component of the contact resistance on physical grounds.R 0 might indeed be lumped in the mobility under the spacers, but that mobility would hardly be transferable to other device designs.
In the next section, we discuss the different (ballistic and diffusive) contributions to the contact resistance.
IV. ANALYSIS OF THE CONTACT RESISTANCE AND MODELS
In this section, we break down the contact resistance into ballistic and diffusive contributions and discuss simple models for the NEGF data.
A. Breakdown of the contact resistance into ballistic and diffusive contributions
In order to disentangle the main contributions to the contact resistance, we have computed the following series of W = 10 × H = 10 nm devices:
1. The "Ballistic" device without scattering (neither phonons nor SR, RCS and impurities). In order to preserve the electrostatics, the point-like dopants in the source and drain are replaced by the background distribution of Fig. 2 , and the RCS charges by a uniform background at the SiO 2 /HfO 2 interface. As expected, the resistanceR 0 of this device is independent on the device length in the L ≥ 30 nm range. It is plotted in Fig. 4 .
Same as 1, with phonons enabled (PH).
3. Same as 2, with surface roughness and RCS enabled (PH+SR+RCS).
4. Same as 3, with Coulomb scattering enabled in the source and drain (PH+SR+RCS+IMP, i.e. full device with point-like dopants).
The different contact resistances are plotted as a function of n 2d ch in Fig. 8a , while the contributions from phonons (PH), surface roughness and remote Coulomb (SR+RCS), and impurity (IMP) scattering, defined as the differences between the contact resistance of two successive devices, are plotted in Fig. 8b . As before, the data were averaged over different realizations of the disorders. The ballistic resistance is the dominant contribution toR c , but represents only 40% to 50% of the total contact resistance. The main diffusive component is impurity scattering, followed by phonons, then SR+RCS scattering. As expected, the ratio impurity/phonon scattering decreases with increasing carrier density due to the screening of the ionized impurities by the electron gas under the spacers and gate. The SR+RCS contribution is actually dominated by RCS scattering near both ends of the channel at low densities, and by SR scattering under the spacers at large densities. It is, however, difficult to disentangle these two smaller contributions. Yet SR scattering clearly makes a minor contribution toR c , while it is a dominant mechanism in the channel. Actually, most of the contacts undergo volume accumulation rather than surface inversion, so that the carriers do not probe much the surface of the spacers. The distribution of carriers under the spacers will be discussed in more detail in the next paragraph.
B. Models and discussion
In order to get a deeper understanding of Fig. 8 , we have computed the ballistic resistanceR NW 0 (n 2d ) of a ho-mogeneous (infinitely long) 10 × 10 nm nanowire channel (dotted line in Fig. 8a ).
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(n 2d ) is significantly lower than the ballistic resistanceR 0 of the whole device. The cross section and carrier density are, actually, very inhomogeneous in the source/drain and under the spacers. In the simplest "top of the barrier" model, 63,64 the ballistic resistance of such an inhomogeneous device shall be the ballistic resistance of the homogeneous conductor built from the cross section at the top of the 1D conduction band edge profile E c (z). At low bias, the top of the barrier is very close to the point z = z min where the carrier density n 2d (z) ≡ n min 2d reaches its minimum. We have, therefore, plottedR NW 0 (n min 2d ) as a dashed black line on Fig. 8b . This simple estimate matches the resistance of the ballistic device much better. The point z = z min is under the gate in the subthreshold regime (Fig. 6 ), but moves under the spacers in the ON regime. The ballistic resistance is then more dependent on the design of the spacers than on the design of the channel, and truly appears in this respect as a "contact" resistance.
We have also attempted to recompute the phonon contribution from a simple local mobility model:
where n 2d (z) is the carrier density, µ PH (z) the phononlimited mobility at z, and µ PH ch the inversion layer mobility in the channel. The first term is resistance of the whole device, while the second term is the resistance of an ideal channel with homogeneous carrier density n 2d ch . We can further approximate this expression as follows:
and L ref is an (arbitrary) reference length. ∆n
is the difference between the inverse carrier densities integrated in the whole device and in the ideal channel, normalized to L ref . We choose L ref = 2L sp = 12 nm, so that Eq. (9) appears as an effective spacer resistance with an effective spacer carrier density n 2d sp ≡ ∆n
The above approximation on the local mobility is justified by the fact that the main contributions to ∆n
andR PH are collected under the spacers (where 1/n 2d (z) reaches its maximum in the strong inversion regime), and near the entrance/exit of the channel (where the differences between n 2d (z) and n 2d ch are the largest). In these regions, µ PH (z) can be replaced with µ the main trends, but is not as accurate for the surface roughness and impurity contributions, whose mobilities show stronger dependences on the carrier density. The carriers indeed move from a "bulk-like" distribution in the source to "surface-inversion-like" distribution in the channel (Fig. 6) , so that neither the inversion layer nor the bulk mobilities hold under the spacers. In particular, the SR-limited inversion layer mobility µ SR ch overestimates the surface roughness contribution toR c . Indeed, n 2d (z) can be pretty large near the source/spacer junction, but the carriers are distributed in the bulk of the nanowire, and are, therefore much less scattered by surface roughness than expected from µ SR ch . As discussed above, the conductivity of the contacts (as well as the ballistic conductance in the strong inversion regime) are essentially controlled by the density of carriers under the spacers. The latter can be adequately characterized by n 2d sp ≡ ∆n
[Eq. (10) ], the spacers are depleted (as regards transport) with respect to the channel when n 2d sp n 2d ch . n 2d ch and n 2d sp exhibit different dependences on the gate voltage (Figs. 6 and 9 ). The channel is indeed well controlled by the gate, the gate to channel capacitance C ch = d n 2d ch /dV gt reaching a large fraction of the oxide capacitance C ox . On the contrary, the spacers are doped but are poorly controlled by the gate (because they do not overlap). The gate to spacers capacitance C sp = d n 2d sp /dV gt is actually much lower than C ch (and weakly dependent on V gt ). The spacers do not, therefore, accumulate much excess charge in the ON regime. In the present device, n 2d ch and n 2d sp cross at gate overdrive V gt 0.5 V. Above that gate voltage, the carrier density shows a significant dip under the spacers (with density n min 2d ) that makes a significant contribution to the ballistic and diffusive resistances.
To assess charge control in different devices, we can further approximate n 2d ch and n 2d sp by:
where C ox ≈ 2.7 µF/cm 2 for all devices considered in this work, andV t andV t are threshold voltages for the channel and spacer, respectively. 65 There is, therefore, a linear relation between n 2d sp and n 2d ch :
where α = C sp /C ox < 1 and n 0 = C sp C ox (V t −V t )/(C ox − C sp ) is the crossover density. α and n 0 are characteristic of a design, but do not depend on the channel length (at least in the absence of short-channel effects). As an example, α = 0.47 and n 0 = 6.1 × 10 12 cm −2 in the 10 × 10 nm device of Fig. 9 . Data for other devices will be given in the next paragraphs. In the strong inversion regime, R c is approximately proportional to n 2d −1 sp . It can therefore be writtenR c ∼ 2L sp /( n 2d sp µ sp e), where µ sp is an "effective" spacer mobility (typically in the 55 − 65 cm 2 /V/s range). We would like to stress, though, that µ sp embeds the ballistic resistance and shall not, therefore, be interpreted as a diffusive mobility transferable to other spacer lengths.
To conclude, we would like to remind that the present NEGF calculations miss the contribution from the metal/semiconductor contact resistance. The latter is expected to be weakly dependent on V gt , and shall therefore appear as a rigid shiftR c = R c W eff , where R c is independent of V gt and of W eff (as long as the metal/semiconductor contact remains the same whatever the design of the channel).
V. IMPORTANCE OF THE DESIGN OF THE NEAR SPACER REGION
As discussed above, the design of the spacers can have a great impact on the contact resistance. We investigate in this section the effect of the cross section of the nanowire (for a given doping profile), then the effect of the doping profile (at constant cross section), and finally the effect of charges trapped in the spacer material.
A. Influence of the cross section
The contact resistance and channel mobility are plotted as a function of the carrier density n 2d ch for trigate and FinFET devices with different cross sections W × H in Fig. 10 . They have been extracted from linear regressions on the R(L) data on full devices and on homogeneous channels, 10 respectively. In order to improve the readability of the figure, we have actually plotted R c × n 2d ch as a function of n 2d ch in Fig. 10a ,c. The carrier mobility in the channel of square trigates decreases when the cross section is reduced due to the enhancement of scattering by structural confinement. The picture is, however, very dependent on the carrier density. At high density, inversion mostly takes place at the surface of the nanowire (except in the 4 × 4 nm device). Hence the current flows on the top and two side facets, and transport along each facet is mainly limited by SR scattering on that facet. The mobility is, therefore, little dependent on the cross section. The carriers, however, flow closer to the axis of the nanowire when decreasing n 2d ch and W , and get eventually scattered by the other facets of the nanowire. This explains the strong dependence of the mobility on the cross section at intermediate carrier densities. At small carrier densities, the transport becomes limited by Remote Coulomb scattering.
In square trigate devices, the normalized contact resistanceR c also tends to increase with decreasing cross section, especially below W = H = 8 nm. In the strong inversion regime,R c is about three times larger in a 4 × 4 nm than in a 10 × 10 nm device, hence the denormalized contact resistanceR c /W eff is almost 7 times larger. The same analysis as in section IV shows that the ballistic and diffusive components ofR c are both enhanced by confinement in the 4 × 4 nm device. The main contributors at high inversion are now impurity scattering, then surface roughness scattering, the ballistic resistance, and finally electron-phonon scattering. The increase of diffusive components partly results, as for the channel mobil- ity, from the enhancement of scattering by confinement. Yet the degradation ofR c is mostly due to the decrease of the carrier density under the spacers. The crossover density indeed decreases when reducing cross section (down to n 0 5.4 × 10 11 cm −2 in the 4 × 4 nm trigate), so that the spacers become a strong bottleneck already at weak inversion densities. This results from the decrease of the number of dopants under the spacers and from the increase of the surface to volume ratio. Indeed, on the one hand, the linear density of carriers and conductivity under the spacers are expected to be proportional (in the simplest approximation) to the number of dopants per unit length, n d ∝ W H. On the other hand, the spacers feed a channel with total width W eff = W + 2H. Therefore, the normalized contact resistance of a square trigate is expected to behave asR c ∝ (W + 2H)/(W H) ∝ 1/W . As a consequence, the contact resistance can be as large as 75% of the total device resistance in a 30 nm long, 4 × 4 nm trigate at gate overdrive V gt 0.7 V (see Table  I ).
The device to device variability also increases a lot when reducing cross section. As the average number of dopants under each spacer decreases from 13 in the 10 × 10 nm device to only 2 in the 4 × 4 nm device, the fluctuations of the number and position of these dopants have increasing impact on the electrostatics and transport properties of the transistors.
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The contact resistance and mobility in rectangular trigate and FinFET devices (Figs. 10c, d ) also show sizable dependence on the cross section. Actually, vertical Fin-FET devices with H W are expected to reach the same contact resistance and mobility µ 110 as planar (110) Fig. 2 . Crossover density n0 , ratio α = Csp/Cox, and ratio between the average contact resistance Rc and the total resistance R(L = 30 nm) of 30 nm long devices, at gate overdrive Vgt = 0.7 V. The mobility is therefore larger in trigate devices with W > H than in FinFET devices with H > W . As an example, the W = 24 × H = 8 nm trigate shows 30% larger mobility than the W = 8 × H = 24 nm FinFET at high inversion density ( n 2d ch = 10 13 cm −2 ). It also shows 30% lower contact resistance, but this performance can hardly be related with the better channel mobilities. As a matter of fact, the contact resistance of planar (001) and (110) FDSOI devices are quite similar while their mobilities are very different (primarily because the spacers do not undergo as strong surface inversion as the channel). Likewise, the denormalized contact resistance R c =R c /W eff of the W = 8 nm × H = a FinFET and of the W = a × H = 8 nm trigate are very close. As pointed out for square trigates, and confirmed by Fig. 11 , R c is almost inversely proportional to the cross sectional area S = W H of the spacers in this range of dimensions (except for the smallest devices). However, the spacers of the vertical FinFET feed a much larger channel (W eff = 2a + 8 nm) than those of the horizontal trigate (W eff = a + 16 nm). This explains why the normalized contact resistanceR c of the vertical FinFETs shows a weak dependence on H, and remains very close to the reference (110) double gate device, while the normalized contact resistance of horizontal trigate devices rapidly improves with increasing W . In general, devices that maximize effective channel width for a given cross section will show larger normalized contact resistances.
B. Influence of the doping profile
In this paragraph, we discuss the impact of the doping profile on the contact resistance in a W = 10 × H = 10 nm trigate device.
We have considered the different doping profiles plotted in Fig. 2 . On the source side, the ionized impurity concentration N d (z) reads: (13) where N −1 when z > z 2 . In the following, z 1 = z c − 6 nm is the entrance of the source spacer (z c being the entrance of the channel), while z 2 can be varied around z c (see Table II number of dopants at the entrance/exit of the channel remains therefore very low. The trends evidenced in Fig. 12 have been confirmed on a W = 8 × H = 16 nm FinFET device. We would like to point out that the above doping profiles have little impact on the carrier mobilities in the channel, and on the threshold voltage V t at small V ds . Yet larger N 0 d and slower decay under the spacers can increase draininduced barrier lowering at large V ds ; the problem of the contact resistances at high fields is, however, beyond the scope of the present work and will be discussed in an other paper.
C. Influence of charges trapped at the Si/Si3N4 interface
Charges trapped in the channel at the Si/SiO 2 or SiO 2 /HfO 2 interface are known to be strong scatterers, especially at low carrier densities. In this paragraph, we investigate the effects of charges trapped at the interface between the wire and the spacer material.
For that purpose, we have computed the contact resistancesR c of a W = 10 × H = 10 nm trigate device, with different densities σ s of positive or negative charges ran- Fig. 2 , as a function of the density of trap charges σs at the Si/Si3N4 interface. The crossover density n0 and the ratio α = Csp/Cox are also given.
domly distributed at the Si/Si 3 N 4 interface.R c is plotted in Fig. 13 , as a function of gate overdrive for a given σ s , and as a function of σ s for different gate overdrives. The threshold voltage V t and the carrier mobility in the channel are little dependent on the density of traps.
The effects of positive and negative trap charges are opposite. Positive trap charges slightly decrease the contact resistance, whereas negative trap charges strongly increase it. The picture is symmetric for a p-type transistor: positive (resp. negative) trap charges increase (resp. decrease) the contact resistance. Also, the effect of the trap charges is almost the same whether they are distributed randomly at the Si/Si 3 N 4 interface [curves labeled "(A)" on Fig. 13] , or replaced by a continuous interface charge distribution [curves labeled "(C)" on Fig.  13] . Therefore, the variations ofR c are essentially driven by electrostatics, and not by scattering (at variance with RCS for example).
As a matter of fact, interface traps behave as surface dopants, and can therefore enhance accumulation under the spacers (n 0 increases when σ s > 0), or deplete the wire (n 0 decreases when σ s < 0, see Fig. 14 and Table III ). This either increases (σ s > 0) or decreases (σ s < 0) the conductivity under the spacers. The effect of these traps shall, therefore, be captured by any method that reproduces the correct electrostatics, including driftdiffusion models.
The effects of surface traps increase with increasing surface to volume ratio under the spacers, i.e. with decreasing channel cross section, and with decreasing doping. As an example,R c (σ s = −2.5 × 10 12 cm −2 ) − R c (σ s = 0) is around twice larger in a 5 × 5 nm than in a 10 × 10 nm trigate at high inversion densities. Inter- estingly, the contact resistance remains almost the same if a 0.8 nm thick layer of SiO 2 is inserted between silicon and Si 3 N 4 , and the traps are moved at the SiO 2 /Si 3 N 4 interface. This results, again, from the electrostatic nature of the mechanism at play here, and can be contrasted with the behavior of RCS in the channel, whose scattering strength decreases exponentially with the thickness of the interfacial layer of SiO 2 .
7 The effect of charges trapped in the bulk of the spacers is, as expected, weaker than the effect of charges trapped at the interface with silicon. Namely,R c (σ s ) R c (ρ s t s ) in the 10 × 10 nm trigate of Fig. 13 , where ρ s is the density of traps in the bulk of Si 3 N 4 , and t s = 2.5 nm is an effective thickness relating the effects of bulk charges to those of surface 
charges.
As a consequence of these results, a change of spacer material might improve the contact resistance of one kind of carrier (e.g., electrons) but degrade the contact resistance of the other one (e.g., holes) if the spacer and/or its interface with silicon gets charged differently.
VI. COMPARISON WITH EXPERIMENTAL DATA
We conclude this work by a comparison with experimental data on trigate devices with cross sections W = 14 × H = 12 nm and W = 40 × H = 12 nm fabricated at CEA/LETI. 26 The gate stacks are made of 0.9 nm of SiO 2 and 2 nm of HfO 2 (effective oxide thickness EOT = 1.3 nm). The spacers are 9 nm long. The target doping in the source and drain is N 0 d 3 × 10 20 cm −3 ; the doping profiles are modeled with Eq. (13) using z 1 − z c = −9 nm, λ 1 = 6 nm, and z 2 = z c nm, λ 2 = 1.5 nm in the source. These values are characteristic of slightly underlapped devices.
The experimental contact resistances and mobilities are extracted with the same transmission line method as in the simulations in the L = 50 − 200 nm range. The R(L) data are averaged over 14 devices. The total resistance of the W = 40 nm device is plotted as a function of gate length in Fig. 15a (with ±1σ error bars) . It shows the expected linear behavior, although there is a small quadratic correction that might be due to the fact that long wires tend to thin in the middle. The mobility in the W = 14 nm device, measured as the slope of the R(L) data, is close to the mobility in 10 × 10 nm trigates (Fig. 7) , and is in excellent agreement with NEGF calculations. The contact resistances obtained from the linear regressions down to L = 0 are plotted as a function of V gt in Fig. 15b , for both the W = 40 nm and the W = 14 nm devices. They are compared with NEGF simulations for the W = 14 nm device and for a planar, 12 nm thick (001) FDSOI device.
The experimental data show the same ∝ V −β gt dependence as the simulations. The experimental contact resistances for the W = 14 nm device are, nonetheless, 10 − 20 Ω.µm larger than the simulations in the V gt ≥ 0.4 V range. We remind, though, that the simulations miss the metal/semiconductor contact resistance, which shall actually be around 20 Ω.µm. 68, 69 The experimental data for the W = 40 nm device lie, as expected from section V A, between the simulations for the W = 14 nm device and for the planar (001) FDSOI device. The larger discrepancies at V gt ∼ 0.2 V might result from the lower accuracy of the extrapolations down to L = 0 (enhanced device-to-device variability near the threshold and larger slope of the R(L) data), and/or from missing Coulomb correlations in the simulations.
The experimental data therefore support the main conclusions of this work about the dependence of the contact resistance on the gate bias and on the cross section. Such a V −β gt behavior, if not properly accounted for in compact models for the transistors, can strengthen the dependence of the mobility on gate length in short channels. 57, 70, 71 
VII. CONCLUSIONS
We have computed the contact resistance R c of trigate and FinFET devices using Non-Equilibrium Green's Functions. At low drain bias, R c can represent a very large fraction of the total resistance of these devices, so that the design of the source/drain is as or even more important than the design of the channel in sub-20 nm technologies. The spacers between the heavily doped source/drain and the gate are the most resistive parts of the devices and dopant fluctuations under these spacers a major source of variability. The conductance under the spacers is typically limited by the poor electrostatic control over the charge density in these areas. The carrier density can indeed show a dip there, which enhances both ballistic and diffusive components of R c . As a consequence, the resistance of the spacers has a near ∝ 1/V gt dependence, which, if not properly accounted for, can partly explain the apparent dependence of the channel mobility on length in short devices. 57, 70, 71 We have investigated the impact of the channel width W and height H, and the impact of the source/drain doping profiles on the device performances. The contact resistance R c is more dependent on the cross sectional area S = W H of the spacers than on the effective width W eff = W + 2H of the channel. Hence, devices such as FinFETs that maximize the effective width for a given cross sectional area tend to show larger normalized contact resistances R c = R c W eff . Also, the contact resistance and variability dramatically increase when the cross sectional area of the channel is 50 nm 2 . Finally, we have shown that defects at the interface between silicon and the spacer material act as surface dopants, which, depending on their charge, improve or degrade the contact resistance.
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